PDA

View Full Version : ECO GEN inconsistancies


dagrizz
04-19-2002, 02:23 PM
We just noticed a strange occurance here when we do a FORWARD ECO to PCB from Power LOGIC.

We are running version 4.01 of both Logic and Power PCB. The systems that have exhibited this are running Win 98 or Win2K.

We create an ECO based on the new changes in a schematic compared to the previous Rev of the schematic. This change could be the addition of components or connection or deletions of components or connections.

When this ECO is imported into the PCB database is where the problem occurs. I have not looked at the actual ECO, only the results. The problem is that IC's or other similar components get renamed and the ECO is not implementsd correctly.

An example of this is I inserted a resistor in series with two other components by placing it near the circuit then connecting it in parralel with the wiring tool. Then I delete the pararlel connection and move this new component into place in the circuit. This part then gets renamed to a Reference Designator that is greater than the last one of its type. For this resistor if the highest number was R200, this new part would become R201. I don't let Power Logic backfill teh reference designaotrs.

I created the ECO and brought it into the PCB design. When I looked at the PCB, the traces that I expected to be ripped up were not and another Resistor on the PCB was renamed to that value of R201. When the schematic and PCB were compared through the OLE Connection had no errors. This is not what is needed.

Has any one else seemn this phenomenom? Even stranger, is that it does not happen with every ECO that I have done. It happened once out of 4 times. I am not sure of the mechanism behind this. All help would be aprecieated.

teuvo
07-05-2002, 04:19 PM
I have not seen the kind of problem you describe. But the key is likely inside your ECO file, which is a pretty readable ASCII text file. The format is documented well enough in Power Logic Users Guide (PL_Users_Guide.pdf) for even manually writing such files. (Btw, writing manual ECO files is sometimes handy for stupid and simple things, like mass renaming of signals or parts -- or any other similar stupid operations where the interactive tools do not shine).

Here below you can see an example of such a file to get an idea what to look for. (I made it up from fragments picked up from a few "real" ECO files)

I hope this helps to diagnose your problem.

Regards
Teuvo

Example:

*PADS-ECO*
*DELPIN*
U14.1 GND
U14.2 PGOODAB
(...lines removed)
U14.19 GND
U14.20 +5V
*DELPART*
U14 74HCT240A
*CHGPART*
C15 CAP0805 CAP0603
C18 CAP0805 CAP0603
*PART*
C70 CAP0603@0603
*NET*
*SIGNAL* +3VAB
C70.1
*SIGNAL* GND
C70.2
*END*

phillipr
07-08-2002, 03:37 AM
How do you Stop powerlogic from back filling reference designators?

dagrizz
11-27-2002, 04:37 PM
After much teeth gnashing and sending a very detailed e-mail with schematic and PCB files to MENTOR, I can now say that with teh release of version 5.0.1 the problem has been solved to my satisfaction.

It took Mentor aproximately 1 month after getting the files and realizng what they needed to do for them to resolve this issue with me.

Based on this experience with them, they are starting to provide support in the quality of the Original PADs PCB folks like Tom WOundy.

Mike Poorman

Lameris
12-03-2002, 06:39 AM
Yes, with 5.01 I think ECO really works!

I haven't had an issue yet.